

Fig. 1 A





Fig. 1 B



TEST MODE




Fig. 1 C

Fig. 1 D








FIG. 2A

TEST MODE







LH j. 3 B




FIG. 4

Sensor Out Interface

120 → 108

Serial N
5/0

502 412A' → 106'

REG 1
REG 2
REG 3

508

ATA 7/6 CTRL

504

SIGNAL
TO
PARALLEL
CONVERTER

Serial)
out

CTRL)
514

506

PARALLEL
TO
SERIAL
CONVERTER

PARALLEL
TO
SERIAL
CONVERTER

412N'

REG(N-1)

REG N

Ctrl Address

ADDRESS Generation

+ Control

TEST
BUS
on
117,
117,

DAT

TEST, 5




FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D